Abstract: Signal and power integrity design in the time domain requires equivalent circuit models for interconnects and packages, whose descriptions may only be available as tabulated impedance or ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results